Design and Implementation of Basic Logic Gates and Adder Circuits with Memristor

Authors(2) :-S. Govardhana Rao, Y. Bhavani Prasad

The "memristor" was actually deducted by Leon Chua, a mathematician in 1971, with no actual realization or physical presentation of it. This research focuses on implementing the component into hybrid electronic device that would give identical result to its identical device which is fully CMOS structured. The research includes integrating spice-model of the memristor into appropriate software for simulation, in this paper; I have designed a hybrid Memristor-CMOS (MeMOS) logic based adder circuit that can be used in based logic computational architectures. I have also analyzed the transient response of logic gates designed using MeMOS logic circuits. MeMOS use CMOS 180 nm process with memristor to compute Boolean logic operations. Various parameters including Ares, delay and power dissipation are computed and compared with standard CMOS 180 nm logic design. The proposed logic shows better area utilization and excellent results from existing CMOS logic circuits at standard 1.8 V operating voltage.

Authors and Affiliations

S. Govardhana Rao
Department of ECE, Gudlavalleru Engineering College, Gudlavalleru, Andhra Pradesh, India
Y. Bhavani Prasad
Department of ECE, Gudlavalleru Engineering College, Gudlavalleru, Andhra Pradesh, India

Memristor, Memristor-CMOS (MeMOS) Logic, full adder, logic gates

  1. Leon Chua, "Memristor - the missing circuit element” IEEE Trans. on Circuit Theory, 18(1971), pp.507-519.
  2. R. S. Williams et al, "The Missing Memristor Found” Nature, Vol. 453, pp. 80-83, May 2008.
  3. Mohammad Mahvash and Alice C. Parker "A Memristor SPICE Model for Designing    Memristor Circuits” 978-1-4244-7773-9/10/$26.00 ©2010 IEEE.
  4. H. H. C. Iu et al, "controlling chaos in a memristor based circuit using a twin-t notch filter” Circuits and Systems Regular Papers, IEEE Transactions. on, vol.58, no.,pp.1337–1344, 2011.
  5. O. Kavehei, et al, "Ananalytical approach for memristive nano architectures” Nanotechnology, IEEE Transactions on, vol.11, no.2,2012.
  6. B. Muthu swamy, P.P. Kokateetal., "Memristor-based chaotic circuits” IETE Technical Review, vol.26, no.6, p.417, 2009.
  7. J. Nickel, "Memristor materials engineering: From flash replacement towards a universal memory” in Proceeding soft the IEEE IEDM Advanced Memory Technology Workshop, 2011.
  8. G. E. Pazienza and J. Albo - Canals, "Teaching memristors to ee under graduate students [class notes]” Circuits and Systems Magazine, IEEE,vol. 11, no. 4, pp. 36–44, 2011.
  9. F. Corinto and A.Ascoli "A boundary condition-based approach to the modelling of   memristor nano structures” Circuits and Systems Regular Papers, IEEE Transactions on, vol. 59, no. 11, pp. 2713–2726,November 2012
  10. S. Kvatinsky, et al, "Memristor-based imply logic design procedure” in Computer Design (ICCD), 2011 IEEE 29th International Conferenceon.IEEE,2011,
  11. S. Kvatinsky, K. Talisveyberg, D.Fliter,. G.Friedman, A. Kolodny, and U. C. Weiser, "Verilog -a for memristor models” Cite seer, Tech. Rep., 2011.
  12. S. Kvatinsky, et al, "Models of memristors for spice simulations”, in Electrical & Electronics Engineers in Israel (IEEEI), 2012 IEEE 27th Convention of. IEEE, 2012,
  13. J. Borghetti, et al, "Memristive switches enable stateful logic operations via material implication” Nature, vol 464,no 7290,pp.873–876,2010.
  14. U. C. Weiser, et al, "MRL-Memristor Ratioed logic” in International Cellular Nano scale Networks and their Applications, August 2012.
  15. E. G. Friedman, et al, "Memristor based material implication (imply) logic: Design principles and methodologies” IEEE Transactions on Very Large Scale Integration (VLSI) 2013.

Publication Details

Published in : Volume 2 | Issue 3 | May-June 2017
Date of Publication : 2017-06-30
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 646-654
Manuscript Number : CSEIT1723216
Publisher : Technoscience Academy

ISSN : 2456-3307

Cite This Article :

S. Govardhana Rao, Y. Bhavani Prasad, "Design and Implementation of Basic Logic Gates and Adder Circuits with Memristor", International Journal of Scientific Research in Computer Science, Engineering and Information Technology (IJSRCSEIT), ISSN : 2456-3307, Volume 2, Issue 3, pp.646-654, May-June-2017.
Journal URL : http://ijsrcseit.com/CSEIT1723216

Article Preview

Follow Us

Contact Us