Reducing Memory Consumption of UART With Linear Feedback Shift Register

Authors(2) :-Simarjeet Singh, Amandeep Kaur

In Parallel communication increase the complexity of system by increase the Circuit Signal complexity.But in serial communication signal distortion is increased. So improve the serial communication in UART by given Signal feedback.In this paper proposed LFSR register in UART communication which reduce memory usage as compare to existing method.

Authors and Affiliations

Simarjeet Singh
Department of ECE, University College of Engineering, Punjabi university Patiala, Punjab, India
Amandeep Kaur
Department of ECE, University College of Engineering, Punjabi university Patiala, Punjab, India

UART, Serial communication, Parallel communication, LFSR.

  1. http://ijirt.org/master/publishedpaper/IJIRT100856_PAPER.pdf
  2. Yeturi, Surya Tejeswari, and VenkateswarluRapalli. "Design of BIST Enabled UART with MISR." International Journal 85 (2015).
  3. Srilatha, G., D. Kavitha, and G. Sanath Kumar. "Implementation of UART with BIST Technique in System-on-Chip (SOC)." International Journal of Emerging Technology and Advanced Engineering (IJERAE), ISSN: 2250-2459.
  4. Idris, Mohd Yamani Idna, and MashkuriYaacob. "A VHDL implementation of BIST technique in UART design." TENCon 2003.Conference on Convergent Technologies for the Asia-Pacific Region.Vol.4.IEEE, 2003.
  5. SRILATHA, GOTTE, RAJITHA GULLAPALLI, and G. SANATH KUMAR. "UART Realization with BIST Architecture in FPGA." (2014).
  6. Idris, Mohd Yamani Idna, MashkuriYaacob, and ZaidiRazak. "A VHDL implementation of UART design with BIST capability." Malaysian Journal of Computer Science 19.1 (2006): 73.
  7. Mishra, Shivshankar, Ram RackshaTripathi, and Devendra Kr Tripathi. "Implementation of configurable linear feedback shift register in VHDL." Emerging Trends in Electrical Electronics & Sustainable Energy Systems (ICETEESES), International Conference on. IEEE, 2016.
  8. Saha, Shumit, MdAshikurRahman, and Amit Thakur. "Design and implementation of a BIST embedded high speed RS-422 utilized UART over FPGA." Computing, Communications and Networking Technologies (ICCCNT), 2013 Fourth International Conference on.IEEE, 2013.
  9. Hathwalia, Shruti, and MeenakshiYadav. "Design and Analysis of a 32 Bit Linear Feedback Shift Register Using VHDL." International Journal of Engineering Research and Applications 4.6 (2014): 99-102.
  10. Kakar, Shikha, Balwinder Singh, and ArunKhosla. "Implementation of BIST Capability using LFSR Techniques in UART." the proceedings of International Journal of Recent Trends in Engineering 1.3 (2009).
  11. Chen, C-IH, and Kiran George. "Configurable two-dimensional linear feedback shifter registers for parallel and serial built-in self-test." IEEE transactions on Instrumentation and Measurement 53.4 (2004): 1005-1014.
  12. Cheng, Chao, and Keshab K. Parhi. "High speed VLSI architecture for general linear feedback shift register (LFSR) structures." Signals, Systems and Computers, 2009 Conference Record of the Forty-Third Asilomar Conference on.IEEE, 2009.
  13. Chen, Chien-In Henry, and Yingjie Zhou. "Configurable 2-D linear feedback shift registers for VLSI built-in self-test designs." VLSI Design 11.2 (2000): 149-159.
  14. Norhuzaimin, J., and H. H. Maimun. "The design of high speed UART." Applied Electromagnetics, 2005.APACE 2005.Asia-Pacific Conference on.IEEE, 2005.
  15. Priyanka, P. Rajee, and SR SastryKalavakolanu. "Implementation of Multi-Bit Flip-Flop in UART using Status Register." (2014).

Publication Details

Published in : Volume 2 | Issue 4 | July-August 2017
Date of Publication : 2017-08-31
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 645-650
Manuscript Number : CSEIT1724170
Publisher : Technoscience Academy

ISSN : 2456-3307

Cite This Article :

Simarjeet Singh, Amandeep Kaur, "Reducing Memory Consumption of UART With Linear Feedback Shift Register", International Journal of Scientific Research in Computer Science, Engineering and Information Technology (IJSRCSEIT), ISSN : 2456-3307, Volume 2, Issue 4, pp.645-650, July-August-2017.
Journal URL : http://ijsrcseit.com/CSEIT1724170

Article Preview