A Novel Code Compression for Embedded Systems Using Reversible Logic Gates

Authors

  • R. Anandhi  Department of ECE, Chadalawada Ramanamma Engineering College, Tirupathi, Andhra Pradesh., India
  • Dr. V. Thrimurthulu  Professor, Department of ECE, Chadalawada Ramanamma Engineering College, Tirupathi, Andhra Pradesh., India
  • K. Purna Chandra Rao  Assistant Professor, Department of ECE, Chadalawada Ramanamma Engineering College, Tirupathi, Andhra Pradesh., India

Keywords:

Reverse logic, dictionary-based code compression, separated dictionaries, Compression Ratio.

Abstract

Embedded systems are constrained by the available memory. Code compression techniques address this issue by reducing the code size of application programs. Dictionary-based code compression techniques are popular because they offer both good compression ratio and fast decompression scheme. The basic purpose Of Bit Mask is to record mismatched values and their positions to compress a greater number of instructions; it can be used exclusively or incorporated with the reference instructions to decode the code words. In this paper, we applied a small separated dictionary, and variable mask numbers were used with the Bit Mask algorithm to reduce the codeword length of high frequency instructions. The proposed Method Reversible gates is used to to improve the performance of the decompression engine without affecting the compression ratio (CR).

References

  1. A. Wolfe and A. Chanin, "Executing compressed programs on an embedded RISC architecture," in Proc. 25th Annu. Int. Symp. Microarchitecture, pp. 81-91,Dec.1992.
  2. C. Lefurgy, P. Bird, I.-C. Chen, and T. Mudge, "Improving code density using compression techniques," in Proc. 30th Annu. ACM/IEEE Int  Symp. MICRO, pp. 194-203, Dec. 1997.
  3. S.-W. Seong and P. Mishra, "A bitmask-based code compression technique for embedded systems," in Proc. IEEE/ACM ICCAD, pp. 251-254, Nov. 2006.
  4. S.-W. Seong and P. Mishra, "An efficient code compression technique using application-aware bitmask and dictionary selection methods," in Proc. DATE, pp. 1-6 2007.
  5. M. Thuresson and P. Stenstrom, "Evaluation of extended dictionarybased static code compression schemes," in Proc. 2nd Conf. Comput. Frontiers, pp. 77-86, 2005.
  6. TMS320C62x DSP CPU and Instruction Set Reference Guide, Texas Instruments, Dallas, TX, USA, Jul. 2006.
  7. H. Lekatsas and W. Wolf, "SAMC: A code compression algorithm for embedded processors," IEEE Trans. Computer-Aided Design Integr. Circuits Syst., vol. 18, no. 12, pp. 1689-1701, Dec. 1999.
  8. S. Y. Larin and T. M. Conte, "Compiler-driven cached code compression schemes for embedded ILP processors," in Proc. 32nd Annu. Int. Symp. Microarchitecture, pp. 82-91, Nov. 1999.
  9. Y. Xie, W. Wolf, and H. Lekatsas, "Code compression for VLIW processors using variable-to-fixed coding," in Proc. 15th ISSS,pp. 138-143, 2002.
  10. C. H. Lin, Y. Xie, and W. Wolf, "Code compression for VLIWembedded systems using a self-generating table," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 15, no. 10, pp. 1160-1171, Oct. 2007.

IInternational Journal of Scientific Research in Computer Science, Engineering and Information Technology

Downloads

Published

2017-10-31

Issue

Volume 2, Issue 5, September-October-2017

Section

Research Articles

License

Copyright (c) IJSRCSEIT

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
R. Anandhi, Dr. V. Thrimurthulu, K. Purna Chandra Rao, " A Novel Code Compression for Embedded Systems Using Reversible Logic Gates , IInternational Journal of Scientific Research in Computer Science, Engineering and Information Technology(IJSRCSEIT), ISSN : 2456-3307, Volume 2, Issue 5, pp.960-964, September-October-2017.