Design a Finite Field Multiplier for Novel Cryptography

Authors(2) :-Yaramala Vyshnavi, Bala Nagi Reddy

The process to develop a federal information processing standard for the advanced encryption algorithm to replace the data encryption standard. In this paper, we proposed an efficient VLSI architecture for advanced encryption standard design methodology in order to provide a high-speed and effective cryptographic operation. High-performance and fast implementation of proposed multiplication is applied to cryptographic systems. The internal multiplier contains three stages of operations. They are pre-processing stage, carry generation stage, post-processing stage. The pre-processing stage concentrate on propagate and generate, carry generation stage focuses on carry generation and post-processing stage focuses on final result. In this paper, we propose efficient and high speed architectures to implement cryptography using proposed multiplier. Cryptography is the operation in wireless communication between transmissions and receiving of data, the secured data is communicated in an unsecured channel between transmitter and receiver with high security. At the transmitter side the original data is converted in to secured sequence and at the receiver side the secured sequence is converted in to original data sequence. Our proposed multiplier is used in that conversion and by using this converter we are designing a cryptography application.

Authors and Affiliations

Yaramala Vyshnavi
M. Tech-Scholar, Department of ECE, Pace Institute of Technology and Sciences, Ongole, Andhra Pradesh, India
Bala Nagi Reddy
Associate Professor, Department of ECE, Pace Institute of Technology and Sciences, Ongole, Andhra Pradesh, India

Advanced Encryption Standard, Cryptographic Systems.

  1. Shoaleh Hashemi Namin, Huapeng Wu, Senior Member, IEEE, and Majid Ahmadi, Fellow, IEEE “Low-Power Design for a Digit-Serial Polynomial Basis Finite Field Multiplier Using Factoring Technique” IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS,1063-8210 © 2016 IEEE
  2. Kean, "Cryptographically Enforced Pay-Per-Use Licensing of FPGA Design Intellectual Property", Proceedings International Workshop on IP Based Design 2002.
  3. , Soudan, W. Adi, and A. Hanoun, “Novel SecretKey IPR Protection in FPGA Environment,” Proceedings System-on- Chip Conference, September 2005.
  4. Kahng , A. B., Kirovski , D., Mantik, ., Potkonjak, M., and Wong, J. L., "Copy Detection for Intellectual Property Protection of VLSI Design." Proc. IEEE/ACM Intl. Conference on Computer-Aided Design, November 1999, pp. 600-604.
  5. Newbould, R. D., Carothers, J. D., Rodriguez, J. J., and HolmanW. T., “A Hierarchy Of Physical Design Watermarking Schemes For Intellectual Property Protection Of IC Designs,” Proceedings of the International Symposium on Circuits and Systems, 2002, Vol. IV, pp. 862 - 865
  6. Technical discussions with Rich Goldman, Vice President, Strategic Alliances, Synopsys. November 2005.
  7. Actel, “ProASIC3/E Security,” Application Note available at http://www.actel.com, cited on 14/4/2005.
  8. Kean, "Cryptographically Enforced Pay-Per-Use Licensing of FPGA Design Intellectual Property", Proceedings International Workshop on IP Based Design 2002.
  9. W. Adi , Fuzzy Modular Arithmetic for Cryptographic Schemes with Applications to Mobile Security EUROCOM 2000.

Publication Details

Published in : Volume 3 | Issue 1 | January-February 2018
Date of Publication : 2018-02-28
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 1106-1109
Manuscript Number : CSEIT1831300
Publisher : Technoscience Academy

ISSN : 2456-3307

Cite This Article :

Yaramala Vyshnavi, Bala Nagi Reddy, "Design a Finite Field Multiplier for Novel Cryptography", International Journal of Scientific Research in Computer Science, Engineering and Information Technology (IJSRCSEIT), ISSN : 2456-3307, Volume 3, Issue 1, pp.1106-1109, January-February-2018.
Journal URL : http://ijsrcseit.com/CSEIT1831300

Article Preview