Design of High Speed Blow Fish Algorithm Using S-Box

Authors

  • V.Venkata Sravanthi  Mtech Student, Department of ECE, Shree Institute of Technical Education, Tirupathi, India
  • MS.C.Ruth vinutha  Assistant Professor, Department of ECE, Shree Institute of Technical Education, Tirupathi, India

Keywords:

S-Box, FPGA, AES, Blow fish algorithm

Abstract

Information Security is prime focus for current computer data communications. Insecurity in data transmission has increased cybercrimes through hacking. Advanced Encryption Standard (AES) is the most secure symmetric encryption technique that has gainedworldwide acceptance. The AES based on the Rijndael Algorithm is an efficient cryptographic technique thatincludes generation of ciphers for encryption and inverse ciphers for decryption. For Higher security and speed ofencryption/decryption We are designing the Blow fish algorithm that the proposed architecture outperforms the existing techniques in terms of speed.Implementation of S-Box was synthesized and implemented using Xilinx ISE v14.3.

References

  1. Announcing the Advanced Encryption Standard (AES), Federal Information Processing Standards Publication 197, November 2001.
  2. J. Daernen and V.Rijrnen, "Specification of Rijndael," in The Design of Rijndael: AES - The Advanced Encryption Standard, Berlin; New York: Springer-Verlag Berlin Heidel- berg, 2002, pp.31-35
  3. A. Satoh, S. Morioka, K. Takano and S. Munetoh, "Acompactrijndael hardware architecture with S-box optimization," Springer- Verlag Berlin Heidelberg, 2001.
  4. Yibo Fan, Takeshi Ikenaga, YukiyasuTsunoo, and Satoshi Goto,(2008) "A Lowcost Reconfigurable Architecture for AES Algorithm" proceedings of world academy of science, engineering and technology volume 31 july 2008 ISSN 2070-3740
  5. William Stallings, "Cryptography and Network Security", Third Edition, www.williamstallings.com/Crypto3e.html
  6. P. Chodowiec, P. Khuon and K. Gaj,(2001) "Fast Implementations of Secret-Key Block Ciphers Using Mixed Inner- and Outer-Round Pipelining," Proc. ACM/SIGDA Int. Symposium on Field Programmable Gate Arrays, FPGA'01, Monterey, CA..
  7. M. McLoone and J. McCanny,(2001) "Single-chip FPGA Implementation of the Advanced Encryption Standard Algorithm," in Proc. 11th Int. Conf. Field-Programmable Logicand Applications (FPL 2001), LNSC 2147, pp. 152-161.
  8. N. Sklavos and O. Koufopavlou,(2002) "Architectures and VLSI Implementations of the AES-Proposal Rijndael," IEEE Trans.on Computers, vol. 51, Issue 12, pp. 1454-1459.
  9. J. H. Shim, D. W. Kim, Y. K. Kang, T.W. Kwon and J. R. Choi,(2002) "A Rijndael Crypto processor Using Shared On-the-fly Key Scheduler,", pp147-150, 2002.
  10. Refik Sever, A. NeslinIsmailoglu, Yusuf C. Tekmen, Murat Askar, BurakOkcan,(2004)"A High
  11. w. Stalling, "Cryptography and NetworkSecurity Principles and Practices", Prentice Hall, 4th ed., 2005.
  12. A. Kahate, "Cryptography and NetworkSecurity", Tata McGraw Hill, 2nd ed., 2007.
  13. National Institute of Standards andTechnology, Federal Information ProcessingStandards Publication 46-3: Data EncryptionStandard, 1999.
  14. National Institute of Standards andTechnology, Federal Information ProcessingStandards Publication 197: AdvancedEncryption Standard, 2001.
  15. D.Joan and R. Vincent, "AES Proposal:Rijndael", National Institute of Standards andTechnology, 1999.
  16. B.Schneier,"The Blowfish EncryptionAlgorithm-One Year Later", Dr. Dobb'sJournal, 1995.
  17. B. Schneier, "Applied Cryptography:Protocols, Algorithms, and Source Code in C,Applied Cryptography", John Wiley

Downloads

Published

2018-06-30

Issue

Section

Research Articles

How to Cite

[1]
V.Venkata Sravanthi, MS.C.Ruth vinutha, " Design of High Speed Blow Fish Algorithm Using S-Box , IInternational Journal of Scientific Research in Computer Science, Engineering and Information Technology(IJSRCSEIT), ISSN : 2456-3307, Volume 3, Issue 5, pp.1057-1064, May-June-2018.