Genetic Algorithm Implementation In MPSoC

Authors(3) :-Jenitha A, Dr. R. Elumalai, Dr. S. Sujitha

Multiprocessor designs are the best substitute for single-core designs, but the new architecture has any kind of architectural problems associated with it. The main problems are the tools and techniques needed to maximize multiprocessors and develop new techniques to produce powerful architecture associated. To overcome the above problems, one of the best techniques is to combine the techniques of planning and management of memory in computer systems. Here, we introduce a genetic algorithm to do the same. This algorithm finds the best solution by performing three operations, namely, mutation, crossover and the fitness function for which the planning of activities on multiple processors is done with the use of adequate memory. By implementing this algorithm in different tasks, the total delay is reduced and an increase is also obtained in terms of performance. The implementation was made with Xilinx.

Authors and Affiliations

Jenitha A
Research Scholar, Vishvesvaraya Technological University, Belagavi, India
Dr. R. Elumalai
Department of Electrical and Electronics Engineering, New Horizon College of Engineering Bangalore, India
Dr. S. Sujitha
Department of Electrical and Electronics Engineering, New Horizon College of Engineering Bangalore, India

Multiprocessor, Crossover, Mutation, Fitness Function.

  1. Hassan salamy, semih aslan,"A genetic algorithm based approach to pipelined memory- ware scheduling on an MPSoC," in Proc. IEEE 2015. (Base paper).
  2. Poorani.A, Anuradha.B, Dr. C. Vivekanadhan,"An Effectual Elucidation of Task Scheduling and Memory Partitioning for MPSoC," in Proc. International conference on intelligent systems and control (ISCO), 2014.
  3. L. Benini, D. Bertozzi, A. Guerri, and M. Milano, "Allocation and scheduling for MPSoC via decomposition and no-good generation," in Proc. International Joint conferences on Artificial Intelligence (IJCAI),2005.
  4. Suhendra, C. Raghavan, and T. Mitra, "Integrated scratchpad memory optimization and task scheduling for MPSoC architecture,"in proc. International Conference on Compilers, Architecture, and Synthesis for Embedded Systems (CASES), 2006.
  5. Anuradha.B, hemalatha M, vivekanadhan C," task allocation and memory partitioning for MPSOC in embedded systems, "in proc. international journal of engineering science and innovation technology (IJESIT), 2013.
  6. Kanoun, N. Mastronarde, D. Atienza, and M. V. D. Schaar, "On line energy-efficient task-graph scheduling for multicore platforms," IEEE transactions on Computer Aided Design, vol. 33, no. 8, 2014.
  7. P.-H. Tseng, P.-C. Hsiu, C.-C. Pan, and T.-W. Kuo, "User-centric energy-efficient scheduling on multi- core mobile devices," in Design Automation Conference.
  8. S.Sujitha, Vivek, C.Venkatesh, "Fuzzy Logic Based Speed Control of DC Motor drive", International Conference on Emerging Trends in Engineering and Technology, 2015.
  9. S.Sujitha, "Investigation of Standalone PV Fed Switched Reluctance Motor Drives Using C Dump Converter", Global Journal of Pure and Applied Mathematics, Volume 13, Number 9, pp. 6317-6326, ISSN 0973-1768, 2017
  10. S.Sujitha, "Exploration of Hybrid Switched Reluctance Motor Drives Using H Bridge Converter", Middle-East Journal of Scientific Research 25 (6): 1298-1302, ISSN 1990-9233, 2017

Publication Details

Published in : Volume 4 | Issue 5 | March-April 2018
Date of Publication : 2018-04-14
License:  This work is licensed under a Creative Commons Attribution 4.0 International License.
Page(s) : 272-276
Manuscript Number : CSEIT184534
Publisher : Technoscience Academy

ISSN : 2456-3307

Cite This Article :

Jenitha A, Dr. R. Elumalai, Dr. S. Sujitha, "Genetic Algorithm Implementation In MPSoC ", International Journal of Scientific Research in Computer Science, Engineering and Information Technology (IJSRCSEIT), ISSN : 2456-3307, Volume 4, Issue 5, pp.272-276, March-April-2018.
Journal URL : http://ijsrcseit.com/CSEIT184534

Follow Us

Contact Us