Sanyal, A. et al. 2024. A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable Architecture. International Journal of Scientific Research in Computer Science, Engineering and Information Technology. 10, 2 (Mar. 2024), 193–199. DOI:https://doi.org/10.32628/CSEIT2390661.