A. Sanyal, A. Jain, A. Dey, and P. K. Gupta, “ A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable Architecture”, Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol, vol. 10, no. 2, pp. 193–199, Mar. 2024, doi: 10.32628/CSEIT2390661.