A New Approximate Adder with Block-based Carry Speculation for High- Speed Applications
Keywords:
Parallel Prefix Adder, BCSA Adder, Power/energy ConsumptionAbstract
In any digital signal processing operation adders play an important role. Here, a high speed adder based on block-based carry speculation is proposed. Its structure is dependent on the separation of the additive from other summer blocks that are not integrated into their properties which can be selected from various additives such as broadcast carriers or parallel prefix adders. Here, the acquisition output for each block is considered based on the installation of the block itself and that of the next block. The block extension used in this case is a modified flexible extension with less space and delay compared to the Parallel Supplement connector circuit. In this case, we recommend high performance but low power / power based block-carry that carries a limited design structure called BCSA Adder. To minimize the risk, we suggest a way to predict the exit of a block based on its features and on the next block.
References
- M. Pashaeifar, M. Kamal, A. Afzali-Kusha, and M. Pedram, “Approximate Reverse Carry Propagate Adder for Energy-Efficient DSP Applications,” IEEE TVLSI, vol. 26, no. 11, pp. 2530-2541, 2018.
- O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram, “RAP-CLA: A reconfigurable approximate carry look-ahead adder,” IEEE TCAS-II, vol. 65, no. 8, pp. 1089–1093, 2018.
- H. Esmaeilzadeh, A. Sampson, L. Ceze, and D. Burger, "Neural Acceleration for General-Purpose Approximate Programs, " In Proc. of Micro, pp.449-460, 2012.
- M. Bilal, S. Masud, and S. Athar, “FPGA Design for Statistics-Inspired Approximate Sum-of-Squared-Error Computation in Multimedia Applications,” IEEE TCAS-II, vol. 59, no. 8, pp. 506-510, 2012.
- A. B. Kahng, S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," In Proc. DAC, pp.820-825, 2012.
- M. Samadi, J. Lee, D.A. Jamshidi, A. Hormati and S. Mahlke, “SAGE: self-tuning approximation for graphics engines”. Proc. Micro, pp.13-24, 2013.
- Y. Kim, Y. Zhang, and P. Li. “An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems,” In Proc. ICCAD, pp. 130–137, 2013.
- R. Ye, T. Wang, F. Yuan, R. Kumar and Q. Xu, “On Reconfiguration-Oriented Approximate Adder Design and Its Application,” In Proc. ICCAD, pp. 48-54, 2013.
- B. K. Mohanty, S. K. Patel, "Area–delay–power efficient carry select adder", IEEE Trans. Circuits Syst. II Exp. Briefs, vol. 61, no. 6, pp. 418-422, Jun. 2014.
- M. Kamal, A. Ghasemazar, A. Afzali-Kusha, and M. Pedram, “Improving efficiency of extensible processors by using approximate custom instructions,” in Proc. DATE, 2014. 11J. Hu and W. Qian, "A new approximate adder with low relative error and correct sign calculation," In Proc. IEEE DATE, pp. 1449-1454, 2015.
- M. Shafique, W. Ahmad, R. Hafiz and J. Henkel, "A low latency generic accuracy configurable adder," In Proc. DAC, pp. 1-6, 2015.
- "NanGate - The Standard Cell Library Optimization Company", 2016, Online]. Available: http://www.nangate.com/.
- H. Jiang, C. Liu, L. Liu, F. Lombardi and J. Han, “A review, classification and comparative evaluation of approximate arithmetic circuits,” ACM JETCAS, vol. 13, no. 4, Article no. 60, 2017.
- W. Xu, S. S. Sapatnekar, and J.Hu. "A Simple yet Efficient Accuracy Configurable Adder Design,” In Proc. ISLPED, 2017.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRCSEIT
This work is licensed under a Creative Commons Attribution 4.0 International License.