Modeling For Multicore System Simulator for Computer Architecture

Authors

  • Mr. Shirish Pattalwar  Research Scholar, SGB Amravati University, Amravati, Maharashtra, India
  • Dr. Vilas Thakare  Professor & Head, Department of Computer Science, SGB Amravati University, Amravati, Maharashtra, India

Keywords:

Multi-core x86 CPU simulator; Emulator; Full- System simulator; Heterogeneous Multi-core systems; Processor Modeling.

Abstract

This research discusses the various issues regarding the accurate and fast and automated system architecture which gives specific information about the various parameters and there effects on the simulation of the structure for the efficient processing of the system modeling. As there is a great demand of the simulation of the system architecture this research gives the better idea for the simulation and various components involved and how the process is followed superior quality of design and development components regarding the efficient utilization of the multicore processor. This research also discusses the various components like basic structure for simulation and for the efficient operation of the system using the various components and parameters which are closely related to each other. The detail analysis of these parameters is also done which are so intensely attached to each other that they may affect each other.

References

  1. B. Christopher, P. Vaidya, and J. L. Jaehwan, “An XML-Based ADL Framework for Automatic Generation of Multithreaded Computer Architecture Simulators”, IEEE Computer Architecture Letters, Vol: 8 Issue No: 1, 13-16, January 2009.
  2. H. Morteza, “Flow-Based Simulation Methodology”, IEEE Computer Architecture Letter Vol: 17, Issue No: 1, 51-54, January 2018.
  3. J. K.Archibald, “An Innovative Simulation Approach for Labs in Computer Architecture”, 3rd ASEE/IEEE Frontiers in Education Conference, 19-24, November 9. 2002.
  4. G. Braun, A. Nohl, A. Hoffmann,O. Schliebusch, R. Leupers, and H. Meyr, “A Universal Technique for Fast and Flexible Instruction-Set Architecture Simulation”, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, Vols.: 23 No.: 12, 1625- 1639, December 2004.
  5. E. Schneider and H. J. Wunderlich, “SWIFT: Switch-Level Fault Simulation on GPUs”, IEEE Transaction on Computer Aided Design of Integrated Circuits and Systems, Vol. 38, No. 1, 122-135, January 2019.
  6. A. Zjajo, M. Eijk, R. Leuken, C. Strydis, “A Real-Time Reconfigurable Multichip Architecture for Large-Scale Biophysically Accurate Neuron Simulation”, IEEE Transactions on Biomedical Circuits and Systems, Vols. 12 No.: 2, 326-337, April 2018.
  7. S. Lee and W. W. Ro, “Parallel GPU Architecture Simulation Framework Exploiting Architectural-Level Parallelism with Timing Error Prediction”, IEEE Transactions on Computers, Vols. 65, No. 4, 1253-1265, April 2016.
  8. A. Lukefahr, S. Padmanabha, R. Das, F. M. Sleiman, R. G. Dreslinski, T. F. Wenisch, and S. Mahlke, “Exploring Fine-Grained Heterogeneity with Composite Cores”, IEEE Transactions on Computers, Vols. 65 No. 2, 535-547, February 2016.
  9. J. Power, J. Hestness, M. S. Orr, M. D. Hill, and D. A. Wood, “gem5- gpu: A Heterogeneous CPU-GPU Simulator”, IEEE Computer Architecture Letters, Vols. 14, No. 1, 34-36, June 2015.
  10. A. Patel, F. Afram, S. Chen, and K. Ghose, “MARSS: A Full System Simulator for Multicore x86 CPUs”, DAC'11, June 5-10, 2011, San Diego, California, USA ,1050-1055, June 5-10, 2011.

IInternational Journal of Scientific Research in Computer Science, Engineering and Information Technology

Downloads

Published

2021-06-30

Issue

Volume 8, Issue 4, May-June-2021

Section

Research Articles

License

Copyright (c) IJSRCSEIT

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.

How to Cite

[1]
Mr. Shirish Pattalwar, Dr. Vilas Thakare, " Modeling For Multicore System Simulator for Computer Architecture" International Journal of Scientific Research in Computer Science, Engineering and Information Technology(IJSRCSEIT), ISSN : 2456-3307, Volume 8, Issue 4, pp.06-14, May-June-2021.