Development of Jump Markovian Dynamic Models of Low Cost Digital Duty-Cycle Modulation Drivers For Target System-on-Chip Devices
DOI:
https://doi.org/10.32628/CSEIT206620Keywords:
Algorithmic scheme, DDCM (Digital duty-cycle modulation) drivers, Markovian dynamic model, pole-zero matching transform, ESP32-based DAC.Abstract
In this paper, a novel building algorithmic scheme of DDCM (duty-cycle modulation) drivers is presented. It is modelled in the analog domain as a continuous time jump Markovian dynamic model, with a deterministic two-state Markov chain. An equivalent discrete jump dynamic model is computed using pole-zero matching transform. Then, the resulting digital iterative algorithm, consists of simple digital operators and structures. The proposed DDCM algorithm is simulated under Matlab framework, and implemented using Arduino IDE-C++ with uploading into an ESP32 system-on-chip (SoC) device. The monitoring device connected to the ESP32 via an USB communication cable is an Arduino/IDE virtual monitor. It is configured for 230400 bauds communication. A low cost ESP32-based DAC (digital-to-analog converter), is virtually implemented and well tested as a case study of the proposed new generation of DDCM drivers. Matlab digital simulation results and ESP32 processing and virtual monitoring results are presented and discussed, in order to show the realistic nature and the great challenge the proposed DDCM algorithmic scheme for SOC devices.
References
- J. Holtz, “Pulse width modulation: A survey”, IEEE Transactions on power Electronics, vol. 39, no. 5, pp. 410-420, 1992.
- Sangil Park, "Motorola digital signal processors – Principles of sigma-delta modulation for analog-digital converters”, February, 2010, pp 1.1-9.6J.
- J. Mbihi, B. Ndjali, and M. Mbouenda, “Modelling and Simulations of a Class of Duty Cycle Modulators for Industrial Instrumentation”, Iranian Journal of Electrical and Computer Engineering, Vol.4, N°2, 2005.
- W. Jung and M. J. Hawksford, “An oversampled digital PWM linearization technique for digital-to-analog conversion”, IEEE Transactions on circuits and systems, Vol. 51, No. 9, pp. 1781-1789, September 2004.
- M. Aboudina, and Behzad Razavi, “A New DAC Mismatch Shaping Technique for Sigma–Delta Modulators”, IEEE Transactions on Circuits and Systems-II: Express briefs, Vol. 57, No. 12, December 2010, pp. 966-970.
- Moffo Lonla B., Mbihi J. A. “Novel Digital Duty–Cycle Modulation Scheme for FPGA-Based Digital-to-Analog
- Conversion,” IEEE Transaction on circuits and system II. 2015; 62(6), pp. 543–547.
- G. Sonfack, J. Mbihi, B. Lonla Moffo, “Optimal Duty-Cycle Modulation Scheme for Analog-To-Digital Conversion Systems”. International Journal of Electronics and Communication Engineering Vol:11, No:3, p.348-354, March 2017.
- L. N. Nneme, B. M. Lonla, G. B. Sonfack, and J. Mbihi, ''Review of a Multipurpose Duty-Cycle Modulation Technology in Electrical and Electronics Engineering'', Journal of Electrical Engineering, Electronics, Control and Computer Science, vol. 4, no 2, p. 9‑18, 2018
- L. Nneme Nneme and J. Mbihi, “Virual simulation and comparison of sine pulse width and sine duty-cycle modulation drivers for single phase power inverters”, Journal of electric engineering, Electronics, Control and Computer Science, vol. 6, Issue 21, pp. 31-38, 2020.
- J. Mbihi, “Dynamic modelling and virtual simulation of digital duty-cycle modulation control drivers”, International Journal of Electrical, Computer, Energetic, Electronic and communication Engineering”, vol. 11, no. 4, pp. 472-477, 2017.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRCSEIT
This work is licensed under a Creative Commons Attribution 4.0 International License.