Formal Verification with ABV : A Superior Alternative to UVM for Complex Computing Chips

Authors

  • Kaushik Velapa Reddy Microsoft, USA Author

DOI:

https://doi.org/10.32628/CSEIT24106157

Keywords:

Formal Verification, Assertion-Based Verification, Universal Verification Methodology, Scalability Optimization, Hardware Verification

Abstract

This article explores the evolution and effectiveness of formal verification enhanced with Assertion-Based Verification (ABV) as a superior alternative to traditional Universal Verification Methodology (UVM) in complex computing chip design. Through analysis of implementation data from major semiconductor companies, including Intel's Core i7 and IBM's POWER processors, the article demonstrates how formal methods achieve up to 100% coverage of critical modules compared to UVM's typical 80-85% coverage. The research presents quantitative evidence of formal verification's advantages, including a 25-30% reduction in verification cycles, a 40% increase in security vulnerability detection, and a 55% reduction in overall verification time through advanced techniques such as compositional verification and proof decomposition. The article also addresses scalability challenges and resource optimization strategies, providing a comprehensive framework for implementing formal verification in modern chip design workflows.

Downloads

Download data is not yet available.

References

Bill Bowhill; Blaine Stackhouse; Nevine Nassif; Zibing Yang; Arvind Raghavan; Oscar Mendoza, "The Xeon® processor E5-2600 v3: A 22 nm 18-core product family," IEEE Journal of Solid-State Circuits, vol. 51, no. 1, pp. 92-104, Sept. 2015. [Online]. Available: https://ieeexplore.ieee.org/document/7268769 DOI: https://doi.org/10.1109/JSSC.2015.2472598

Roope Kaivola, Rajnish Ghughal, Naren Narasimhan, Amber Telfer, Jesse Whittemore, Sudhindra Pandav, Anna Slobodová, Christopher Taylor, Vladimir Frolov, Erik Reeber & Armaghan Naik, "Replacing Testing with Formal Verification in Intel® Core™ i7 Processor Execution Engine Validation," Computer Aided Verification. CAV 2009. Lecture Notes in Computer Science, vol. 5643, pp. 414-429, 2009. [Online]. Available: https://link.springer.com/chapter/10.1007/978-3-642-02658-4_32 DOI: https://doi.org/10.1007/978-3-642-02658-4_32

Jerry R. Burch & David L. Dill, "Automatic verification of pipelined microprocessor control," in Computer Aided Verification. CAV 1994. Lecture Notes in Computer Science, vol. 818, pp. 68-80, 2005. [Online]. Available: https://link.springer.com/chapter/10.1007/3-540-58179-0_44 DOI: https://doi.org/10.1007/3-540-58179-0_44

Edmund Clarke, Orna Grumberg, Somesh Jha, Yuan Lu & Helmut Veith, "Progress on the State Explosion Problem in Model Checking," in Informatics. Lecture Notes in Computer Science, vol. 2000, pp. 176-194, 2001. [Online]. Available: https://link.springer.com/chapter/10.1007/3-540-44577-3_12 DOI: https://doi.org/10.1007/3-540-44577-3_12

A. Biere and K. Claessen, "Hardware Model Checking Competition 2020," in Computer Aided Verification. CAV 2020. Lecture Notes in Computer Science, vol. 12224, pp. 605-611, 2020. [Online]. Available: https://fmv.jku.at/hwmcc20/hwmcc20slides.pdf

M. D. Aagaard et al., "A Methodology for Large-Scale Hardware Verification," in Formal Methods in Computer-Aided Design (FMCAD), LNCS vol. 1954, pp. 263-282, 2018. [Online]. Available: https://link.springer.com/chapter/10.1007/3-540-40922-x_17

H. Mony et al., "Scalable Automated Verification via Expert-System Guided Transformations," in Formal Methods in Computer-Aided Design (FMCAD), pp. 159-166, 2018. [Online]. Available: https://link.springer.com/chapter/10.1007/978-3-540-30494-4_12 DOI: https://doi.org/10.1007/978-3-540-30494-4_12

S. Ray and W. A. Hunt Jr., "Deductive Verification of Pipelined Machines Using First-Order Quantification," in Computer Aided Verification (CAV), vol. 3114, pp. 31-43, 2021. [Online]. Available: https://link.springer.com/chapter/10.1007/978-3-540-27813-9_3 DOI: https://doi.org/10.1007/978-3-540-27813-9_3

Downloads

Published

05-11-2024

Issue

Section

Research Articles

How to Cite

[1]
Kaushik Velapa Reddy, “Formal Verification with ABV : A Superior Alternative to UVM for Complex Computing Chips”, Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol, vol. 10, no. 6, pp. 90–98, Nov. 2024, doi: 10.32628/CSEIT24106157.

Similar Articles

1-10 of 167

You may also start an advanced similarity search for this article.