AI-Driven DRC Routing Convergence in IC Design : A Paradigm Shift in Semiconductor Development

Srivatsan Nurani Subramanyam

doi:10.32628/CSEIT241051064

Authors

Srivatsan Nurani Subramanyam Synopsys Inc, USA Author

DOI:

https://doi.org/10.32628/CSEIT241051064

Keywords:

Artificial Intelligence, Integrated Circuit, Design Rule Checking, Routing Convergence, Semiconductor Technology

Abstract

This article explores the transformative impact of Artificial Intelligence (AI) on Integrated Circuit (IC) design, particularly in Design Rule Checking (DRC) and routing convergence. As semiconductor technology advances to smaller nodes, traditional design methodologies struggle with increasing complexity, time-to-market pressures, and stringent manufacturing constraints. Integrating AI-driven approaches offers promising solutions, dramatically reducing design cycles, improving yield, and enabling continued scaling. The article discusses the challenges of modern IC design, the critical role of DRC, and the AI revolution in routing optimization. It examines the benefits of AI-driven DRC routing convergence, including reduced time-to-market, improved design quality, cost reduction, enhanced scalability, and adaptability to new processes. Finally, it addresses current challenges and future research directions in this rapidly evolving field.

Downloads

Download data is not yet available.

References

T. N. Theis and H.-S. P. Wong, "The End of Moore's Law: A New Beginning for Information Technology," Computing in Science & Engineering, vol. 19, no. 2, pp. 41-50, 2017. [Online]. Available: https://ieeexplore.ieee.org/document/7878935 DOI: https://doi.org/10.1109/MCSE.2017.29

A. B. Kahng, "Machine Learning Applications in Physical Design: Recent Results and Directions," Proceedings of the 2018 International Symposium on Physical Design (ISPD '18), pp. 68-73, 2018. [Online]. Available: https://doi.org/10.1145/3177540.3177554 DOI: https://doi.org/10.1145/3177540.3177554

T. Skotnicki, J. A. Hutchby, T.-J. King, H.-S. P. Wong and F. Boeuf, "The end of CMOS scaling: toward the introduction of new materials and structural changes to improve MOSFET performance," IEEE Circuits and Devices Magazine, vol. 21, no. 1, pp. 16-26, 2005. [Online]. Available: https://ieeexplore.ieee.org/document/1388765 DOI: https://doi.org/10.1109/MCD.2005.1388765

L. Liebmann, A. Chu, and P. Gutwin, "The daunting complexity of scaling to 7nm without EUV: Pushing DTCO to the limit," Proc. SPIE 9427, Design-Process-Technology Co-optimization for Manufacturability IX, 942702, 2015. [Online]. Available: https://www.spiedigitallibrary.org/conference-proceedings-of-spie/9427/1/The-daunting-complexity-of-scaling-to-7NM-without-EUV/10.1117/12.2175509.short DOI: https://doi.org/10.1117/12.2175509

X. Xu et al., "Self-Aligned Double Patterning Aware Pin Access and Standard Cell Design," 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, 2015, pp. 1-6. [Online]. Available: https://ieeexplore.ieee.org/document/7031419

D. Z. Pan, L. Liebmann, B. Yu, X. Xu and Y. Lin, "Pushing Multiple Patterning in Sub-10nm: Are We Ready?," 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), San Francisco, CA, 2015, pp. 1-6. [Online]. Available: https://ieeexplore.ieee.org/document/7167382 DOI: https://doi.org/10.1145/2744769.2747940

H. Yang, J. Su, Y. Zou, Y. Ma, B. Yu and E. F. Y. Young, "Layout Hotspot Detection with Feature Tensor Generation and Deep Biased Learning," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 38, no. 6, pp. 1175-1187, June 2019. [Online]. Available: https://ieeexplore.ieee.org/document/8360060 DOI: https://doi.org/10.1109/TCAD.2018.2837078

Z. Xie et al., "RouteNet: Routability Prediction for Mixed-Size Designs Using Convolutional Neural Network," 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), San Diego, CA, 2018, pp. 1-8. [Online]. Available: https://ieeexplore.ieee.org/document/8587655 DOI: https://doi.org/10.1145/3240765.3240843

J. Kim et al., "MAGICAL: Toward Fully Automated Analog IC Layout Leveraging Human and Machine Intelligence," 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Westminster, CO, USA, 2019, pp. 1-8. [Online]. Available: https://ieeexplore.ieee.org/document/8942060 DOI: https://doi.org/10.1109/ICCAD45719.2019.8942060

Y. Xing et al., "GRANNITE: Graph Neural Network Inference for Transferable Power Estimation," 2020 57th ACM/IEEE Design Automation Conference (DAC), San Francisco, CA, USA, 2020, pp. 1-6. [Online]. Available: https://ieeexplore.ieee.org/document/9218643

Y. Lin et al., "DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement," 2019 56th ACM/IEEE Design Automation Conference (DAC), Las Vegas, NV, USA, 2019, pp. 1-6. [Online]. Available: https://ieeexplore.ieee.org/document/9122053 DOI: https://doi.org/10.1145/3316781.3317803