Emerging Chiplet-Based Architectures for Heterogeneous Integration

Authors

  • Murali Krishna Reddy Mandalapu Renesas Electronics America Inc., USA Author

DOI:

https://doi.org/10.32628/CSEIT25112439

Keywords:

Architecture, Chiplet, Heterogeneous, Integration, Semiconductor

Abstract

This article explores the semiconductor industry's pivotal shift from traditional monolithic system-on-chip designs to chiplet-based architectures employing heterogeneous integration. As Moore's Law scaling encounters fundamental physical and economic barriers at advanced nodes, chiplet approaches offer a compelling alternative by disaggregating complex systems into smaller functional blocks manufactured separately and then integrated using advanced packaging technologies. This paradigm delivers substantial advantages in manufacturing yield, cost efficiency, development time, and performance optimization while enabling specialized acceleration for emerging workloads. The article explores how leading companies have implemented chiplet strategies, examines the critical role of advanced packaging technologies as enabling infrastructure, identifies key technical challenges requiring industry-wide solutions, and discusses how this architectural evolution is reshaping intellectual property models and business relationships throughout the semiconductor ecosystem. By exploring emerging research directions in three-dimensional integration, photonic interconnects, heterogeneous materials integration, and AI-optimized design tools, this work provides a comprehensive perspective on how chiplet-based architectures are fundamentally transforming semiconductor system design and manufacturing.

Downloads

Download data is not yet available.

References

Bryan Black, et al., "Die Stacking (3D) Microarchitecture," Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on, 2007. [Online]. Available: https://www.researchgate.net/publication/224679955_Die_Stacking_3D_Microarchitecture

Andrew B. Kahng, "The ITRS design technology and system drivers roadmap: Process and status," 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 2013. [Online]. Available: https://ieeexplore.ieee.org/document/6560627

Rama Divakaruni, et al., "Keynote: Challenges of 10 nm and 7 nm CMOS for Server and Mobile Applications," ECS Transactions, 2016. [Online]. Available: https://www.researchgate.net/publication/303397708_Keynote_Challenges_of_10_nm_and_7_nm_CMOS_for_Server_and_Mobile_Applications

Gordon E. Moore, "No Exponential is Forever: But “Forever” Can Be Delayed!," IEEE International Solid-State Circuits Conference, 2003. [Online]. Available: https://cseweb.ucsd.edu/classes/wi10/cse241a/slides/mooreISSCC03.pdf

"Common Heterogeneous Integration and IP Reuse Strategies (CHIPS)," DARPA-BAA-16-62, September 29, 2016. [Online]. Available: https://viterbi.usc.edu/links/webuploads/DARPA%20BAA%2016-62.pdf

Mohamed M. Sabry Aly, et al.,"The N3XT Approach to Energy-Efficient Abundant-Data Computing," Proceedings of the IEEE ( Volume: 107, Issue: 1, January 2019), 2018. [Online]. Available: https://ieeexplore.ieee.org/document/8591984

Tao Li, et al., "Chiplet Heterogeneous Integration Technology—Status and Challenges," Electronics 2020. [Online]. Available: https://www.mdpi.com/2079-9292/9/4/670

Subramanian Iyer, et al., "Heterogeneous Integration for Performance and Scaling," IEEE Transactions on Components, Packaging, and Manufacturing Technology 6(7):1-10, 2016. [Online]. Available: https://www.researchgate.net/publication/296479971_Heterogeneous_Integration_for_Performance_and_Scaling

Wendemagegnehu T. Beyene, "Chiplet Technology and Heterogeneous Integration," in IEEE Electronics Packaging Society, 2021. [Online]. Available: https://eps.ieee.org/images/files/enews/EDMS_TC_-_Chiplet_Technology_and_Heterogenous_Integration.pdf

Paul Karazuba, GSA, "Heterogeneous Integration - Chiplets," Global Semiconductor Alliance Intellectual Property Interest Group, 2023. [Online]. Available: https://www.gsaglobal.org/wp-content/uploads/2023/02/2022-IPIG-Heterogenous-Integration-Chiplets-White-Paper-Final-v4.pdf

Shuye Zhang, et al., "Challenges and recent prospectives of 3D heterogeneous integration," e-Prime - Advances in Electrical Engineering, Electronics and Energy, Volume 2, 2022, 100052. [Online]. Available: https://www.sciencedirect.com/science/article/pii/S2772671122000249

Jieming Yin, et al., "Modular Routing Design for Chiplet-based Systems," in Proceedings of the International Symposium on Computer Architecture, 2018. [Online]. Available: https://okayiran.github.io/docs/pdf/Routing-ISCA2018.pdf

Downloads

Published

12-03-2025

Issue

Section

Research Articles