Design and Simulation of SPI Multi Master and Multi Slave Communication Using Arbitration Algorithm
DOI:
https://doi.org/10.32628/CSEIT25112759Keywords:
SPI, Multi-master, Multi-slave, Cadence, EfficiencyAbstract
In order to effectively coordinate numerous devices, ensure scalability, stability, and prevent overload on a single master, multi-master and multi-slave communication is crucial for controlling big, complex systems.Numerous techniques are currently established using I2C protocols, spi single master slave, master and multi slave communication, and others; this could cause a delay in overcoming what I'm going to build.A multi-master, multi-slave communication system is designed and simulated using verilog in Cadence tool. The architecture prioritizes synchronization and arbitration algorithm while utilizing protocols such as SPI to facilitate effective data exchange. The simulation environment provided by Cadence verifies performance indicators like power consumption, latency, and throughput. The system is scalable and reliable, as evidenced by the results, which makes it appropriate for applications involving multi-core processors, the Internet of Things and automobiles. The efficiency with which Cadence optimizes intricate communication designs is demonstrated in this paper.
Downloads
References
Prasad, T. Durga, and B. Ramesh Babu. "Design and Simulation of SPI Master/Slave Using Verilog HDL." Int. J. Sci. Res 3.8 (2014).
A. H. Rahimi et al., "Design and Analysis of Single Master Multiple Slave Serial Peripheral Interface (SPI) on FPGA," 2024 IEEE International Conference on Applied Electronics and Engineering (ICAEE), Shah Alam, Malaysia, 2024, pp. 1-7, doi: 10.1109/ICAEE62924.2024.10667616.
A. K. Oudjida, M. L. Berrandjia, A. Liacha, R. Tiar, K. Tahraoui and Y. N. Alhoumays, "Design and test of general-purpose SPI Master/Slave IPs on OPB bus," 2010 7th International Multi- Conference on Systems, Signals and Devices, Amman, Jordan, 2010, pp. 1-6, doi: 10.1109/SSD.2010.5585592.
A. Ounissi and N. M. Ben Romdhane, "Adaptive finite-time control of master-slave manipulators with time-varying delay," 2020 20th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA), Monastir, Tunisia, 2020, pp. 163-168, doi: 10.1109/STA50679.2020.9329356.
Z. Wang, T. Zhao and Z. Shu, "Communication Scheme of Master-Slave Control System for Cascaded Inverter," 2022 IEEE 17th Conference on Industrial Electronics and Applications (ICIEA), Chengdu, China, 2022, pp. 94-99, doi: 10.1109/ICIEA54703.2022.10005935.
Kaith, D., Patel, J. B., & Gupta, N. (2018). An Implementation of I2C Slave Interface using Verilog HDL. Internatioal Journal of Modern Engineering Research, ISSN, 2249-6645.
D. Li and C. N. Man Ho, "Master-Slave Control of Parallel-Operated Interfacing Inverters Based on Wireless Digital Communication," 2018 IEEE Energy Conversion Congress and Exposition (ECCE), Portland, OR, USA, 2018, pp. 1466-1472, doi: 10.1109/ECCE.2018.8557410.
B. Jose and J. S. Immanuel, "Design of BIST(Built-In-Self-Test)Embedded Master-Slave communication using SPI Protocol," 2021 3rd International Conference on Signal Processing and Communication (ICPSC), Coimbatore, India, 2021, pp. 581-585, doi: 10.1109/ICSPC51351.2021.9451702.
Kumar, KV Ashok, and M. Santosh Krishna. "Design and Functional Verification of A SPI Master Slave Core using UVM." International Journal of Scientific Engineering and Technology Research 4.51 (2015): 11023-11030.
Z. Zhou, Z. Xie, X. Wang and T. Wang, "Development of verification envioronment for SPI master interface using SystemVerilog," 2012 IEEE 11th International Conference on Signal Processing, Beijing, China, 2012, pp. 2188-2192, doi: 10.1109/ICoSP.2012.6492015.
D. Trivedi, A. Khade, K. Jain and R. Jadhav, "SPI to I2C Protocol Conversion Using Verilog," 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), Pune, India, 2018, pp. 1-4, doi: 10.1109/ICCUBEA.2018.8697415.
Aditya, K., et al. "Design and functional verification of a SPI master slave core using system verilog." International Journal of Soft Computing and Engineering 2.2 (2012): 558-563.
M. B. Aykenar, G. Soysal and M. Efe, "Design and Implementation of a Lightweight SPI Master IP for Low Cost FPGAs," 2020 28th Signal Processing and Communications Applications Conference (SIU), Gaziantep, Turkey, 2020, pp. 1-4, doi: 10.1109/SIU49456.2020.9302434.
C. Liu, Y. Cao and J. Feng, "Design and Implementation of Master-slave Network Communication Based on TCP and UDP," 2017 International Conference on Computer Technology, Electronics and Communication (ICCTEC), Dalian, China, 2017, pp. 1253-1256, doi: 10.1109/ICCTEC.2017.00273.
Downloads
Published
Issue
Section
License
Copyright (c) 2025 International Journal of Scientific Research in Computer Science, Engineering and Information Technology
This work is licensed under a Creative Commons Attribution 4.0 International License.