[1]
Manoj Murali 2025. Power, Performance, and Area-efficient Designs at Lower Nodes: Saving Billions in Semiconductor Manufacturing. International Journal of Scientific Research in Computer Science, Engineering and Information Technology. 11, 2 (Mar. 2025), 2168–2183. DOI:https://doi.org/10.32628/CSEIT23112577.