(1)
Manoj Murali. Power, Performance, and Area-Efficient Designs at Lower Nodes: Saving Billions in Semiconductor Manufacturing. Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol 2025, 11 (2), 2168-2183. https://doi.org/10.32628/CSEIT23112577.