Ramalinga Reddy Kotapati (2024) “Advanced Clock Tree Synthesis Optimization: A Multi-Source Approach to Minimizing Skew and Power in Sub-7nm ASIC Designs”, International Journal of Scientific Research in Computer Science, Engineering and Information Technology, 10(6), pp. 2275–2283. doi:10.32628/CSEIT2410612440.