Ramalinga Reddy Kotapati, “Advanced Clock Tree Synthesis Optimization: A Multi-Source Approach to Minimizing Skew and Power in Sub-7nm ASIC Designs”, Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol, vol. 10, no. 6, pp. 2275–2283, Dec. 2024, doi: 10.32628/CSEIT2410612440.