Ramalinga Reddy Kotapati. “Advanced Clock Tree Synthesis Optimization: A Multi-Source Approach to Minimizing Skew and Power in Sub-7nm ASIC Designs”. International Journal of Scientific Research in Computer Science, Engineering and Information Technology 10, no. 6 (December 31, 2024): 2275–2283. Accessed July 12, 2025. https://ijsrcseit.com/index.php/home/article/view/CSEIT2410612440.