Sanyal A, Jain A, Dey A, Gupta PK. A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable Architecture. Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol [Internet]. 2024 Mar. 20 [cited 2024 Jun. 30];10(2):193-9. Available from: https://ijsrcseit.com/index.php/home/article/view/CSEIT2390661