Ramalinga Reddy Kotapati. Advanced Clock Tree Synthesis Optimization: A Multi-Source Approach to Minimizing Skew and Power in Sub-7nm ASIC Designs. Int. J. Sci. Res. Comput. Sci. Eng. Inf. Technol [Internet]. 2024 Dec. 31 [cited 2025 Jul. 12];10(6):2275-83. Available from: https://ijsrcseit.com/index.php/home/article/view/CSEIT2410612440