Design of High Performance CMOS Current Comparator
Keywords:
Analog CMOS Circuit Design, Current Comparator, Positive Feedback, Low Power, High Speed.Abstract
This paper exhibits a two regular Current Comparator configuration are recreated in various innovation. The one comparator configuration depends on positive criticism types and another is on wilson current mirror with pMOS gadget. The circuit execution are effectively contrasted and parameter like proliferation delay, balance voltage and power scattering. Additionally, the ordinary comparator configuration dependent on wilson current mirror is altered in two different ways. In one adjusted circuit the Wilson current mirror is change from pMOS to nMOS. While in another comparator structure the Wilson, current mirror is supplanted by basic/standard current mirror. These comparator configuration gives better outcome with contrasted with ordinary comparator as far as spread deferral and balance voltage.
References
- Soheli Farhana, A.H.M. Zahirul Alam, Sheroz Khan, Md. Ataur Rahman ,”Design of a Current Comparator for Quaternary Multi Valued Analog to Digital Converter”, RSM2011 Proc., 2011, Kota Kinabalu,
- R. Jacob Baker Harry W. Li David E. Boyce. CMOS Circuit Design, Layout And Simulation. IEEE Press Series on Microelectronics Systems, 2005
- Neeraj K. Chasta, “High Speed, Low Power Current Comparators with Hysteresis”, International Journal of VLSI design & Communication Systems (VLSICS) Vol.3, No.1, February 2012
- Neeta Pandey, Veepsa Bhatia, Asok Bhattacharyya, “ A Reference Generating Inverter - Switching – Threshold - Voltage Based Current Comparator” Journal of Electron Devices, Vol. 14, 2012, pp. 1100-1103 © JED [ISSN: 1682 -3427 ]
- Ranjana Sridhar, Neeta Pandey, Veepsa Bhatia, Asok Bhattacharyya “New Realization Of Current Comparator And Its Application As Currentmode Adc” Journal of Electron Devices, Vol. 14, 2012, pp. 1186-1189, © JED [ISSN: 1682 -3427 ]
- K. Moolpho, J. Ngarmnil, S. Sitjongsataporn ,”A High Speed Low Input Current Low Voltage CMOS Current Comparator”. Kaushik Roy Sharat Prasad. Low Power CMOS VLSI Circuit Design. Wiley, 2000.
- B. Razavi and B. A. Wooley. Design techniques for high-speed high-resolution comparators. IEEE Journal of Solid-State Circuits, vol. SC-27,pp. 1916-1926, Decmeber 1992.
- W. A. Serdijin A. C. van der Voerd A. H. M. van Roermund J. Davidse. Low-Voltage Low-Power Analog Integrated Circuits. Boston: Kluwer Academic Publishers, 1995.
- Chen, L., Shi, B., & Lu, C. (2000). A High Speed/Power Ratio Continuous Time CMOS Current Comparator. IEEE Proceedings–Electronics, Circuits and Systems, ICECS, 2, 883-886.
- L. Sumanen M. Waltari and K. Halonen. A mismatch insensitive cmos dynamic comparator for pipelined a/d converters. IEEE ICECS, vol. 1,pp. 32-35, December 2000
- Palmisana, G., and Palumbo. G.. "Offset-compensated low power current comparator." Electronk Letters, .Vol. 30, No. Il.. May 26, 1994. pp 852-854.
- Tang, A.T.K., and Toumazou, C.. 'mgh performance CMOS current comparator." Elecîronic Letters, Vol. 30, No. 1. January 6, 1994. pp 5-6.
- Rodriguez-Vazquez, Angel and Sanchez-Sinencio, Edgar "Guest editorial." IEEE Transactions on Circuits and Systems-1, vol 42, No. 11, November 1995 p825.
- A. S. Sedra and K. C. Smith. Microelectronics Circuits. 4th Edition, Oxford University Press, 1998
Downloads
Published
Issue
Section
License
Copyright (c) IJSRCSEIT
This work is licensed under a Creative Commons Attribution 4.0 International License.