View of A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable Architecture

Return to Article Details A High-Speed Floating Point Matrix Multiplier Implemented in Reconfigurable Architecture Download Download PDF