Development of DMA Controller for Real Time Data Processing In FPGA Based Embedded Application
Keywords:
FPGA, EDK, DMA controller, ADC, DACAbstract
In present day technology there is an immense need of developing suitable data communication interfaces for real time embedded systems. Field Programmable Gate Array (FPGA) offers various resources, which can be programmed for building up an efficient embedded system. In recent years the SOC (System on Chip) design eg, in media processing [1] is becoming more and more important in real time embedded applications as SOCs require low power, low area but are still capable of implementing various complex functionalities. In order to achieve SOC architecture, which can run a real time application, we need to develop high-speed data interfaces of the system with the external world through its various I/O ports. The DMA controller, which sends the data from I/O to memory and vice-versa without intervention of the processor, thus plays a vital role in these systems in order to achieve faster I/O data transfer. This paper proposes a technique to implement a DMA controller core on Spartan 3A FPGA hardware, which serves as an essential component for developing a real time data acquisition and processing system.
References
- Keming Chen, Lingling Qi, Haibin Yu- DOI 10.1109/IITA.2008.493- “Design of Two-Dimension DMA controller In Media Multi- Processor SoC”.
- Suman Sau, Chandrajit Pal, Amlan Chakrabarti- “Design and Implementation of Real Time Secured RS232 Link for Multiple FPGA Communication”.
- Linear Technology LTC2604/LTC2614/LTC2624 BLOCK DIAGRAM FEATURES APPLICATIONS DESCRIPTION Quad 16-Bit Rail-to-Rail DACs in 16-Lead SSOP.
- Linear Technology LTC1407-1/LTC1407A-1 BLOCK DIAGRAM DESCRIPTION Serial 12-Bit/14-Bit, 3MspsSimultaneous Sampling ADCs with Shutdown.
- Spartan 3A starter kit board user guide, UG334 (v1.1) June 19, 2008.
- Implementation of High Speed Real Time Data Acquisition and Transfer System.
- An Improved DMA Controller for High Speed Data Transfer in MPU Based SOC
Downloads
Published
Issue
Section
License
Copyright (c) IJSRCSEIT

This work is licensed under a Creative Commons Attribution 4.0 International License.