Receiver Designs for Electronic Toll Collection Systems : A Survey
DOI:
https://doi.org/10.32628/CSEIT2063131Keywords:
DSRC 5.8 GHz receiver, Electronic toll collection systems, On-chip AGC, Intelligent transportation system (ITS), X/Ku-band, LNA.Abstract
This paper discusses about different receiver designs adopted so far for various electronic toll collection systems. A comparative analysis based on the discussions is also provided. It shows that each design has it's own advantages and disadvantages compared to others. The main aim of this paper is to identify the most suitable design. The researches shows that the receiver design described in the 5.8GHz digitally controlled DSRC receiver for Chinese electronic toll collection system is the most suitable one. Here all RF, IF blocks and digital baseband for on-chip automatic gain control, are integrated on an RF-SoC. The proposed digitally controlled LNA and mixer circuits are elaborated. The technology used is 0.13μm CMOS technology. The RF block occupies a chip area of 0.75mm2. It consumes 22mA under a 1.5V supply voltage. The bit error rate maintains better than 10-6, the input power level varies from -75dBm to -8dBm. This design provides a receiver sensitivity improvement of at least 25%, and a dynamic range enhancement of at least 12%.
References
- S. Shin et al., “0.18 μm CMOS integrated chipset for 5.8 GHz DSRC systems with +10 dBm output power,” in Proc. IEEE ISCAS, May 2008, pp. 1958–1961.
- J. Choi, K. Lee, S. O. Yun, S. G. Lee, and J. Ko, “An interference-aware 5.8 GHz wake-up radio for ETCs,” in Proc. IEEE Int. Solid-State Circuits Conf. Tech. Dig., Feb. 2012, pp. 446–447.
- X. He, et al., “A 14-mW PLL-less receiver in 0.18-μm CMOS for Chinese Electronic Toll Collection Standard,” IEEE Trans. Circuits Syst. II: Express Briefs, vol. 61, no.10, pp. 763-767, Aug. 2014.
- K. Kwon et al., “A 5.8 GHz integrated CMOS dedicated short range communication transceiver for the Korea/Japan electronic toll collection system,” IEEE Trans. Microw. Theory Tech., vol. 58, no. 11, pp. 2751– 2763, Nov. 2010.
- J. Choi, et al., “A 5.8-GHz DSRC transceiver with a 10-μA interference-aware wake-up receiver for the Chinese ETCS,” IEEE Trans. on Microw. Theory Techn., vol. 62, no. 12, pp. 3146-3160, Oct. 2014.
- Jaeyi Choi, et al., “ A low noise and low power RF front-end for 5.8 GHz DSRC Receiver in 0.13μm CMOS,” Journal of semiconductor technology and science, vol.11, no. 1, March, 2011.
- Masashi Yamagata, et al.,“ A differential X/Ku-band low noise amplifier in 0.13-μm CMOS Technology,”IEEE Microwave and wireless components letter, vol. 17, no.12, December 2007.
- Lingling Cao, et al., “ A 5.8 GHz digitally controlled CMOS receiver with a wide dynamic range for Chinese ETC system,” IEEE transactions on circuits and systems-II: Express Briefs.
Downloads
Published
Issue
Section
License
Copyright (c) IJSRCSEIT
This work is licensed under a Creative Commons Attribution 4.0 International License.